

Applicant(s): ARIEH DON, MATHIEU GAGNE, KENNETH HALLIGAN, ISHAY KEDEM,
 HANA MORESHET, ALEXANDR VEPRINSKY, NATAN VISHLITZY, AVIRAM
 COHEN
 Serial No.: 10/777,891 E30-048CON2 (00-123CON2)
 Filed: February 12, 2004


In the Specification

Please replace the paragraph beginning at Page 22, line 9 with the following:

Step 112 sets all the IND bits in the cylinder entry Track ID table [[83]]85 for each new logical cylinder subset that will store data from the original configuration. Within the configuration shown in FIG. 2, step 112 sets IND bits in the Track ID table [[83]]85 for the cylinders in logical cylinder subset 37A that will receive logical device cylinders G and H.

Please replace the paragraph beginning at Page 26, line 22 with the following:

If step 131 determines that the PS bit is not set or [if step 133 resets the PS bit or]if step 137 clears the PS bit, the processing of the specified track is complete. Control passes to step 138. If more tracks exist, step 138 transfers control to step 139 that selects a next track, typically in sequence, and returns control to step 131. When all the tracks are tested, the instant split background process terminates. If neither the data transfer background process nor the I/O request handler had acted on any track during the instant split



Applicant(s): ARIEH DON, MATHIEU GAGNE, KENNETH HALLIGAN, ISHAY KEDEM,
HANA MORESHET, ALEXANDR VEPRINSKY, NATAN VISHLITZY, AVIRAM
COHEN
Serial No.: 10/777,891 E30-048CON2 (00-123CON2)
Filed: February 12, 2004

background process, all the data in the BCV device would accurately reflect the data in the original configuration including any write pending data that existed at the time step 116 in FIG. 4B activated the instant split background process.